The paper demonstrates the advantages of having two processors in the node of a distributed memory architecture, one for computation and one for communication. The architecture of such a dual-processor node is discussed. To exploit fully the potential for parallel execution of computation threads and communication threads, a novel, compiler-optimized IPC mechanism allows for an unbuffered no-wait send and a prefetched receive without the danger of semantics violation. It is shown how an optimized parallel operating system can be constructed such that the application processor's involvement in communication is kept to a minimum while the utilization of both processors is maximized. The MANNA implementation results in an effective message start-up latency of only 1...4 microseconds. It is also shown how the dual-processor node is utilized to efficiently realize virtual shared memory.
Introduction
The two dominant programming paradigms for parallel computers are the shared memory model and the message passing model. The shared memory model offers the advantage of a global address space that supports pointer types and allows parallel executing program segments to communicate through shared variables. The messagepassing model, on the other hand, reflects the manner in which the hardware of a distributed memory architecture works. Thus, it can be more efficiently implemented, at the prize of demanding from the programmer optimized data distribution over the distributed memories and programming in terms of message passing constructs.
The shared memory paradigm may be provided on a distributed memory computer either by the distributed shared memory architecture (DSMA) or the virtual shared memory architecture (VSMA) built on top of a messagepassing hardware. Since the DSMA has only a limited upward scalability m a 921, it is not a suitable architecture for massively parallel computers. This makes the message-passsing architecture still the prevailing parallel computer architecture. The problem with message-passing programming can be mitigated by appropriate tool sets such as PVM [Bea 931 or MPI or altogether avoided by parallelizing compilers [Hae 931. If one wants to support pointer languages, one may switch to the VSMA mode. Consequently, the task for the computer architect is to make message passing as well as the support of VSMA as efficient as possible. This is what this paper is about.
First we shall revisit a concept that we introduced some years ago [Gas 891, viz. the notion of having two processors in each node of a distributed memory architec-turn, is dictated by the mode of operation of the system. The simplest case is the single-user, single-tasking operation with one thread of control or several concurrent, unscheduled threads. In this single address space model, the entire node software-application as well as kernel functions-is running without protection in the same address space. This simple mode provides a dedicated machine on which communication is handled by runtime library routines. With the high-speed PEACE operating system [Sch 911 running on the 50-MIPS i86OXP superscalar processor, we have a latency for a single messagepassing transaction of 24 microseconds. As Table 1 demonstrates, this currently amounts to the world record in speed.
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1 processor node ** 2processor node Preemptive scheduling and the separation of task environments must be added if a multi-tasking environment is to be supported. In a single-processor node, each communication activity leads now to an operating system kernel trap performing an environment switch. This brings the start-up time for the PEACE operating system on a single i86OXP up to 80 ... 100 microseconds. Over one third of that time must be attributed to the kernel trap that becomes part of each communication.
The effect of communication latency can be drastically reduced by furnishing the node with a dedicated commmunicution processor (CP) in addition to the CPU (AP) [Gas 891 . In this symbiosis the task of the A F ' is to uninterruptedly produce megaflops, while the CP executes the communication tasks of the operating system kernel. Both processor work in parallel; consequently, the communication start-up time occurs in the CP but is hidden from the AP. The AP sees only the latency of sending a communication request to the CP.
Example: The Dual-Processor MANNA Node
The latency hiding scheme described above has been implemented on the MANNA computer. Figure 1 depicts the block diagram of the dual-processor MANNA node.
Both AP and CP are superscalar processors i86OXP.
Thus, both processors have the same memory management and can snoop on each other's caches. The processors communicate through the shared 32-Mbyte node memory.
The elaborate memory design features burst transfer support from 4 interleaved memory banks, a three-staged, pipelined memory control unit, and the page mode of operation. Consequently, the memory access latency of 7 clock ticks is overlapped with the previous access cycle. One important design decision concerns the choice of the caching strategy, write-through or copy-buck. Writethrough leads to a higher traffic on the bus while copybuck leads to more snooping (in this case the caches must snoop not only on writes but also on reads). The sustained performance of the matrix multiplication is 68 MFLOPS (dp) for a matrix size 2100.
The Usual Message-Passing Constructs
sage-passing programming models: remote procedure cull: remote activation of a thread; rendezvous: blocking send -non-blocking replyblocking receive; no-wait send : non blocking send -blocking receive. The remote procedure call (RX) usually blocks the calling thread until the called procedure has signalled completion. There is no concurrency between the calling thread and the called thread. In object-oriented programming, the remote object invocufion (ROI) is used instead.
The rendezvous construct offers the advantage of a synchronous protocol, viz. to work without buffers and buffer management. Once the rendezvous has been established, data objects are transferred directly from user space to user space. There is no danger of data inconsistencies. The end-to-end significance of the mechanism provides for a communication that also synchronizes the two threads. On the other hand, the construct sequentializes processing and communication, thus sacrificing some parallel processing potential.
The no-wait send construct corresponds with asynchronous communication. This not only enhances the parallel processing capabilities of the machine but also facilitates programming in the message-passing paradigm, as the programmers need to deal with only one synchronization point. This seems to violate the common wisdom that the no-wait send requires buffering of the sent objects in order LO preserve the semantics of the program. The rule of procedural programming that the use of a variable frees it for the next definition applies also to the send construct. In the no-wait send mode sending may not be completed when a following statement redefines the sent object. In this case, the semantics of the program is violated. This is avoided if the send construct buffers the value of the object. Buffering of large objects, however, is undesirable, as it consumes additional memory space and-worsegenerates copying overhead.
Three kinds of send constructs may be used in mes-
Synchronized No-Wait Send, Prefetched Blocking Receive
The synchronized no-wait send ( S N W S ) construct of MANNA implements asynchronous communication while ensuring the consistency of the sent objects without the need for buffering. Furthermore, it maximizes the overlap of computation and communication in the dual-processor node architecture described above. This is accomplished by the following mechanism.
(1) The send is non-blocking and non-copying. Execution of the send procedure proper is initiated in the communication processor at the point where the construct occurs. There exists a synchronization point as in a blocking send which, however, is separated from the communication and deferred until it is really needed.
(2) Synchronization is required when the sent object is redefined. Hence, the compiler inserts a wait prior to the first statement after the send in which the argument of the send construct occurs again. At that point, execution is blocked until the communication processor has signalled completion. Figure 3 illustrates the S N W S mechanism.
(3) The compiler reschedules the instructions following the send, to delay the statement with the synchronization point as much as allowed by the data dependencies. Thus, as much work as possible is created between the nonblocking send and the synchronization point. The counterpart to the SNWS construct is the prefetched blocking receive (PBR). As in S N W S the point of communication and the point of synchronization-one and the same in the usual blocking receive-are now separated. Here, the synchronization point stays where the receive construct occurs, while the compiler moves the actual receive activity ahead in the instruction stream as much as permitted by the data dependencies. Hence, the receive activity is already started right after the last use of the argument of the receive construct. This allows the system to start the receive activity as much ahead in time as possible before the wait, thus enhancing the chance that there will be no blocking after all. Figure 4 illustrates the PBR mechanism. The receive message triggers the communication thread, When that thread terminates, it queues a completition signal into the inter processor communication queue. This signal may be used by the application thread to poll for completion of the receive. The separation of communication and synchronization in the PBR creates a delay, to be filled with useful computation by the user or-better-the compiler. The reader will notice the similarity with a load instruction of a load-store architecture where it is the task of the compiler to schedule the load as early as possible in the instruction stream to avoid wait times because of memory latency. 
Operating System Optimization
The use of the dual-processor node can be optimized at the operating system level so that application threads and communication threads will maximally overlap. This is demonstrated by the example of the parallel operating system PEACE specifically developed for the dual-processor node.
Anatomy of the Parallel Operating System
PEACE has three intrinsic components: nucleus, kemel, and parallel Grating system gxtensions (POSE).
The application may be viewed as a fourth component.
The nucleus implements system-wide inter-process communication, as well as the runtime executive for the processing of threads. It provides a minimal basis and is part of the kernel domain. That is, the kernel is a multithreaded system component that encapsulates minimal nucleus extensions for device abstractions, dynamic process creation and destruction, association of process objects with naming domains and address spaces, and propagation of exceptions (traps, interrupts). POSE performs the application-oriented services such as naming, process and memory management, file handling, I/O, load balancing, and host access.
Kernel services and POSE services are active jobs. They are implemented by lightweight processes that may be executed concurrently. In contrast, the nucleus is an ensemble of passive objects that schedule active objects.
Microscopic View
for network-wide inter-process communication:
(1) find out where the active/passive objects are located, (2) enable data transport between nodes, and, therefore, (3) attach the nodes to the network interface.
The nucleus consist of the 3 problem-oriented protocol layers shown in Figure 5 COSY is a protocol suite that can handle all possible system configurations by logically providing a secured data transport of arbitrarily sized messages. POD is the actual network interface (POD: U r t driver). POD encapsulates the network device and attaches the nucleus to the network. POD makes COSY independent of the actually used network device, regardless of whether the device is physical or logical. This makes the COSY protocols portable.
Latency Hiding
In the dual-processor node architecture the distinction between application processor (AF') and communication processor (CP) is a software issue. As was mentioned before, the main purpose of the AP-CP symbiosis is to reduce the effective message start-up time to a few microseconds.
The main task of the CP is to perform the communication between threads that reside in different nodes, while local inter-thread communication is handled by the A I ' . Consequently, the AP executes only NICE code sequences, whereas the CP executes the complete NICE-COSY-POD protocol suite (NCP suite). Figure 6 illustrates this configuration. In addition to handling the send requests issued by the AP, the CP receives incoming messages and delivers them LO the threads without interrupting the AP. A thread that is waiting on a message gets ready to run as soon as the CP has received the message from the link. Note that in this configuration the AP is never interrupted by communication requests, only the CP. The extremely low latency allows for the design of fine-grain parallel applications. Specific compiler optimization may be employed: Similar to the pipeline operation of a RISC processor, the compiler may try to keep the "Ap-CP pipeline" running by application code restructuring. The communication threads are automatically created by the run-time system whenever instructed by the compiler-generated code. This approach integratres compiler, run-time system, operating system kemel, and node architecture, thus ensuring extremely low latencies even in a multi-tasking environment. What the user sees is a "monolithic" abstract machine.
Support of Virtual Shared Memory
Virtual shared memory (VSM) tLi 861 is a software layer on top of a message-passing system that provides the global address space of a virtual memory. Thus, the scalability of a distributed memory architecture is combined with the easier-to-use shared memory programming paradigm. Shared data objects-usually pages-migrate to the nodes where they are referenced. This is usually accomplished by a page fault mechanism similar to the one employed in virtual memory L i 863.
The identity of the owner of an object is found in the page tables of the node's virtual memory management. Moreover, the owner of an object (the writer) must know which other nodes have a copy of it. In the MANNA architecture, the owner of an object is therefore furnished with a compiler-generated access list containing the identifiers of all the nodes that share the object. In addition, a tag indicates the current access capability of the node. The access list is maintained by a PEACE service called consistency manager. There may be consistency managers for single shared objects or for groups of objects [CHS 921. In lieu of owner identifiers, the page tables in the nodes contain the consistency manager addresses of the pages. Normally, the consistency manager never changes its location. Consequently, the page tables need not be updated after a change of ownership. Furthermore, since the consistency manager has a copy of the object, it can directly satisfy requests for copies, without having first to go to the owner. This saves a significant amount of message traffic, and it allows the system to destroy obsolete processes without destroying the shared objects they own. The executor of this mechanism is the CP.
The existence of multiple copies of memory objects in the system creates a potential consistency problem whenever a copy is modified by a write. This problem can be handled by an invalidation mechanism similar to the one applied for cache coherence. If one wants the VSM to behave exactly like a shared memory, the system must ensure sequential consistency of the VSM accesses. Sequential consistency can be obtained by the MRSW mode of operation (MRSW: multiple Eeader -single writer), i.e., on a write all other copies of the written object are invalidated. This simple approach, however, may lead to a significant performance loss.
A more efficient solution is the use of the MRMW semantics in phases where this does not affect the correctness of program execution (MRMW: multiple Eeaders -multiple xriters). Consider, for example, the lock-step mode of operation where computation phases and communication phases alternate (this is typical for data parallel applications). During computation, the nodes may unresmctedly write into their local copies of a s h a d object. Before the communication phase is entered, the diverging copies are then unified into one consistent object. This may be automatically performed by the system [Gea 911.
Such a mode of operation can be implemented, e.g., by the following adaptive consistency model [Gea 911. By executing a define-local system function a thread receives the unconditioned write capability for its local copy. The write access to the copy is confined to the node, i.e., does not affect the copies of the same object in other nodes. Thus, threads in different nodes may write into the same page, each one into its local copy. The only restriction is that the threads are not allowed to write into the same location in the page, i.e., the write addresses must be mutually exclusive. For example, in array processing each writer may contribute a row or a column to a result matrix. At the end of the write phase, one of the writers executes a define-global function. This has two effects: (1) the system will automatically unify the local copies into a single global object whose content is the union of the local changes, while all local copies are invalidated and (2) the thread that executes the define-global function becomes the new owner of the unified copy. Unification can be performed by the hardware. The order in which the copies are merged is arbitrary. The merging procedure can be pipelined or be executed in parallel, e.g., by a logtree merge algorithm. This mechanism is provided by operating system functions executed on the CP.
Consequently, its overhead is hidden from the AP.
Conclusion and Future Work
The latency hiding gain obtained by the dual-processor node architecture is enormous: the single-message start-up time may be reduced by up to two orders of magnitude! However, as Section 6 demonstrates, this requires a specific, highly optimized design of a parallel operating system. Existing operating systems-from UNIX to MACH-are not built according to the rules of optimal parallel operating system design [SCH 941. This explains why the commercial systems mentioned above that adopted the dual-processor concept do not achieve the high latency hiding gain obtained in MANNA.
Section 5 shows how the degree of parallelism between computation and communication can be enhanced. In addition to the dual-processor node, this requires specific optimizations in the operating system and the compiler. Virtual shared memory with adaptive consistency becomes a special operating system service provided on demand.
